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FEASIBILITY STUDY OF A MICROPROCESSOR-BASED 
OCULOMETER SYSTEM 
By 
Murali R. Varanasi* 
BACKGROUND 
Several vision movement recording instruments are in existence today. 
A survey of all these instruments is provided by Young and Sheena (ref. 1). 
These include Honeywell's remote oculometer (ref. 2), Department of Trans-
portation's remote oculometer, EG and G/Human Engineering Laboratory· 
facility (ref. 3), University of Alberta's remote oculometer (ref. 4), the 
Whittaker Corporation eye view monitor (1973), and a TV pupilometer 
system developed by Gulf and Western Applied sciences laboratory. 
The first of these, Honeywell's remote oculometer, is primarily used 
by the National Aeronautics and Space Administration/Langley Research 
Center (NASA/LaRC) for conducting studies in flight management. The 
instrument is configured arqund a minicomputer as a signal processor, 
collects information using a TV camera, and has provisions f.or headtracking. 
Its design and construction are aimed at using it in a laboratory environ-
ment and have not utilized the space and weight savings offered by the 
large-scale integrated circuit technology. 
Old Dominion University has undertaken a feasibility study of 
a microprocessor-based oculometer system. The primary emphasis in the 
study centered upon real-time processing of oculometer data in the most 
efficient manner and bringing about a system design that was portable in 
size and flexible in use. A secondary design consideration was to 
eliminate redundancy in data so that processing speed could be maximized 
and storage requirements minimized. The results of this investigation 
are report~d here, and recommendations for a future system are included. 
*Formerly Associate Professor, Department of Electrical Engineering, Old 
Dominion University, Norfolk, Virginia 23508, currently employed by 
Department of Computer Science and Engineering, University of South 
Florida, Tampa, Florida 33620. 
SCOPE 
Introduction 
The research undertaken in the grant was aimed at defining strategies 
to design a future flight-worthy oculometer system. Specifically, the 
investigation was directed at an appropriate architectural design of the 
signal processor, improved optics, and reduction of size, weight and power 
of the system. A strategy of design is given in Figure 1 in a flow chart 
form as an aid to understanding. This was also presented to the flight 
management researchers at NASA/LaRC in August 1977. Subsequent to the 
presentation, several meetings with various researchers were held to define 
the features for a future system. Based on the suggestions of all the 
researchers, a list of essential features for the oculometer was integrated 
into the research and development effort as goals to pursue in the research. 
For completeness sake, these are listed below. 
Goals 
For this research the following aspects were considered highly 
desirable: 
L Irnprovedoptical subsystem, 
2. Systematic design of the.interface electronics, 
3.- Investigation of architec-tural variations for efficient proces-
sing of data, 
4. Study of possible hardware-software tradeoffs, 
5. Choice of control and processing elements that reflect state of 
the art, and 
6. Elimination of redundant data. 
Certain implicit features considered were: 
a. Higher resolution, 
b. Reduction of computational complexity, 
c. Elimination of computational bottlenecks, and 
d. Incorporation of testability into the system. 
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OCULOMETER SYSTEM DESIGN 
STATE OVERALL REQUIREMENTS OF THE SYSTEM 
(SPECIFICATIONS) 
PARTITION THE PROBLE~f INTO HODULES 
THAT EACH PERFORM A SPECIFIC FUNCTION 
. EVALUATE EACH r·fODULE TO 
DECIDE IF THE FUNCTION·SHOUL~ 
BE IN HARDWARE OR SOFTWARE 
Figure 1.-' Flow chart of design ,strategy. 
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NEEDS OF EACH HARDWARE 
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SPEED REQUESTS 
CONSIDER SPECIFIC SOFTWARE 
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10 
REEVALUATE, CAN A MODULE' BE BETTER DONE 
IN HARDWARE OR SOFTWARE? 
SATISFIED? 
YES 
HARDWARE CONSIDERATIONS FOR SELECTION 
OF PROCESSOR 
SOFTWARE CONSIDERATIONS FOR PROCESSOR 
SIMULATE AND TEST 
FIGURE 1. (Co~tinued). 
NO 
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11 DETEm1INE NUMBER OF INPUTS NEEDED TO THE 
PROCESSOR 
·DETERMINE NUMBER OF OUTPUTS NEEDED 
FROM PROCESSOR t, 
DETERMINE I/O FEATURES DESIRED 
12 
DEVELOP SOFTWARE 
13 
DESIGN INSTRUMENT I/O DEVICE CIRCUITRY, TEST 
14 
DESIGN INTERFACE TO PROCESSOR AND TEST 
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......... 
COMPLETE PROTOTYPE AND TEST 
..... ,;' 
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Figure 1; (Concluded). 
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Throughout this investigation it was assumed that autofocusing, head-
tracking, and mirror search systems were external to the signal processor. 
It was further assumed that the oculometer system will be used in many 
operating environments with different instrument panel configurations, 
and therefore the computational aspects included calculation of fixation 
point with respect to a two-dimensional reference plane. Consequently, 
it was necessary to augment the basic program with additional soft\iare 
features to match the exact planar configuration from one" experiment to 
another. Therefore, throughout the effort considerable attention was 
devoted to" designing hardware and software subsystems with reasonable 
flexibility and modularity. 
System Configuration 
The important subsystems of the oculometer are shown in Figure 2 
and include the electro-optical subsystem, the synchronization subsystem, 
the high-speed algorithmic processor, the digital interface and the software 
subsystems coordinated by an INTEL 8086 microprocessor. Some of the" 
important components, e.g. the high-speed algorithmic processor, the-
simulator for developing microroutines for the high-speed algorithmic 
processor, and the Karhunen-Loeve Transform technique for data compression 
are briefly discussed within this report. Complete discussions of the 
simulator and Karhunen-Loeve tra~sfer are presented separately ,in 
Appendixes A and B, respectively. Specific subsystems along with the 
" design considerations are discussed in the next section, "System Design," 
and recommendations for future research are reported under "Summary 
and Recommendations." 
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Figure 2. Digital interface block diagram. 
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SYSTEM DESIGN 
Introduction 
The primary emphasis in the design was placed on efficient processing 
t 
of pupil and corneal data in the most expedient manner so that the system 
can be used in real time. In anticipation of the system's being evaluated 
for functional completeness, minimal effort was mad~ to eliminate data for 
reasons of statistical significance. The signal processor functions using 
data generated in a direct manner except for threshold detection of corneal 
and pupil events. To minimize the impact of design modifications during 
the development cycle and to ease the field maintenance of the completed 
prototype, the system was partitioned into functional hardware and 
software modules. To facilitate this, the hardware design was carried out 
utilizing state-of-the-art components resulting in minimization of 
system complexity. As each subsystem was completed, it was extensively 
tested for its correct operation as well as for its compatibility with other 
subsystems. Based on the experience gained during prototype development 
and evaluation, techniques for significant performance enhancements are 
summarized as recommendations for further refinement of the system. 
The method of sensing eye movement is in principle identical to that 
used in the Honeywell MARK III oculometer system. The relative displace-
ment of the center of the corneal reflection from the pupil center is 
assumed to be unchanged as a result of lateral head movements and changes 
with eye rotation only. The measurement is based on the principle that 
the displacement of corneal reflection from the center of the pupil is a 
function of the angular direction of the eye (and is independent of the 
position of the eye). An EL-12B lamp (with Wratten 87A filter) is used 
as an infrared light source and aDAGE 650 silicon diode television 
camera with a telephoto lens is used for sensing the pupil and corneal 
reflections. The intensity of the light is chosen to provide a safe 
radiation level at all times. 
The remainder of this section is devoted to a description of the 
hardware and software elements that comprise the oculometer developed 
during the research effort. Descriptions 'of the functional subsystems 
comprising the oculometer are included and serve as a basis fo~ understanding 
8 
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hardware-software interdependencies of the system. For clarity, this section 
is divided into subsections as follows: 
System Processor (SPB)--an overview of the SDK-86 system processor; 
Synchronization Subsystem (SS)--the circuitry comprising the clock 
and EIA RS-160 synchronization generators; 
Elec~ro-optical Subsystem (EOS)--the features and alignment pro-
cedures for the camera and A/D signal conditioning; 
Digital Interface (DI) Subsystem--dual banks of high-speed memory, 
direct memory access (DMA) controller, and event detection; 
High-Speed Arithmetic Processor (HSAP)--special purpose hardware 
s'pecifically designed for high-speed computation of transc~ 
-dental functions. 
Software--the software necessary to collect a field of data and 
generate gaze vector information. 
Information provided in this report requires a knowledge of TTL and 
LSI integrated circuits as well as INTEL's microprocessor programming lan-
guage, PL/M-86. This information may be found in the following publications: 
The TTL-Data 'Book for'Design Enq;ineers, Texas Instruments Incorporated, 
Dallas, 'TX; 
SDK-86 (MCS-86) System Design Kit User's Guide, INTEL Corporation, 
Santa Clara, CA; 
PL/M-86 Programming Manual, INTEL Corporation, Santa Clara, CA; and 
SDK-86 (MCS;..86) System Design Kit Monitor Listings; INTEL Corporation, 
Santa Clara, CA. 
System Processor 
The system processor board (SPB) is an INTEL SDK-86 system development 
kit. The SPB is a complete microcomputer system fe&turing an 8086 micro-
processor, 48 lines of parallel I/O, and a serial communications channel. 
Specifications of the SPB are included in Tabl~·i. , Descriptions of the 
SDK-86 may be found in SDK-86 (MCS-86) System Design Kit Us~'s Guide and 
« ." 
SDK-86 (MCS-86) System Design Kit Monitor Listings; therefore, only details 
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Table 1. SDK-86 specifications. 
Processor: 8086 
Clock Frequency: 5 MHz 
RAM: 4K bytes 2142 
ROM: 4K bytes 2616 with sockets for additional 
4K bytes 
Memory Address Space: O-FFFFFH 
I/O Address Space: O-FFFFH 
Serial I/O:. 1 channel, RS-232 or current loop, 110-
4800 baud 
Parallel I/O: 48 programmable I/O 
Interrupts: Not used 
Power Requirements: 5 V at 3.5 amp 
-12 V at 0.3 amp 
10 
necessary for understanding processor interaction with other system com-
ponents are included here. 
Serial I/O channel 1 includes an 825lA programmable USART as 'well as 
several MSI components forming a baud-rate generator. The USART may be 
f programmed to support several word formats', parity options, and external 
clock rates. Two jumper matrices on the SOK-86 allow selection of baud-
rates from 110 to 4800 baud and either EIA RS-232C or current-loop protocols. 
Control and status information is handled by the parallel I/O sub-
system through 3 l6-bit ports designated PORT$A, PORT$B, and PORT$C. The 
l6-bit control port (PORT$A) format is shown in Figure 3. Bit 0, the 
debug flag, determines the source of the external control and synchronization 
signals to the digital interface. When the debug flag is set, external 
synchronization signals must be provided under software control by bits 1 
to 3 of the control word. With appropriate debug routines and a logic 
state analyzer, hardware within the 01 may be checked to the chip level. 
When the debug flag is reset, bits 1 to 3 are nonfunctional and external 
synchronization signals must be provided. Bits 4 to 7 provide amplitude 
information to the 01 when in debug mode. When debug is reset, these 
bits control a gain stage in the E/O subsystem. Bits 8 to 15 set the 
levels applied to the pupil and corneal comparators. 
Status information is returned to the system processor through a 16-
bit port designated "PORT$B." In the current version of the oculometer, 
only one status flag is used to monitor the vertical synchronization pulse. 
Data is latched into the status port latches on the positive transition of· 
a pulse applied- to bits 2 and 10 of PORT$C. One additional control signal, 
the bank select flag, is located at bit' 5 of PORT$C. 
Fifteen status bits of PORT$B and three control bits of PORT$C have 
been allocated for expanding the capabilities of future versions. Paral-
lel I/O is implemented with two 825SA programmable peripheral interfaces. 
These LSI chips must be initialized_ during system.startup by sending a 
command OA6A6H to the control port located at address OFFFEH; I/O port 
allocations are given in Table 2. 
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PUPIL LEVEL 
CORNEAL LEVEL 
AMPLITUDE/ATTENTUATION 
CLOCK 
HORIZONTAL SYNC 
VERTICAL SYNC 
DEBUG 
15-12 11-8 7-4 
Figure 3. PORT$A format. 
3 2 1 0 
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12 
Table 2. I/O port allocations. 
PORT ADDRESS* PORT FUNCTION 
0000 to FFE7 Not used 
FFES, FEEA On board keyboard and display' 
(not used at this time) 
FFE9, FFEB, FFED, FFEF Reserved 
FFFO Read/write serial'data 
FFFI Reserved 
FFF2 Read/serial status/write serial 
command 
FFF3 to FFF7 
FFF8 
FFF9 
FFFA 
FFFB 
FFFC 
FFED 
FFFE 
FFFF 
Reserved 
Read/write LO(PORT$A) 
Read/write HI(PORT$A) 
Read/write LO(PORT$B) 
Read/write HI(PORT$B) 
Read/wri te LO (PORT$C) , 
Read/write HI(PORT$C) 
Write LO(CTL$PORT) 
Write HI(CTL$PORT) 
*All addresses in hexidecimal representation. 
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Synchronization Subsystem 
The function of the clock and synchronizing circuit is to provide a 
single phase, IO-~lliz system clock and also to provide the necessary 
synchronizing signals for control of the video drive circuitry. Video 
timing is also provided to the 8086-based microcompJter. 
A 20-MHz square wave is generated by a crystal-controlled oscillator 
built around 3 inverting gates with positive feedback. The signal is 
divided by an offset modulo ten counter to produce 10-MHz and 2-MHz signals. 
The counter is composed of a 74S169 synchronous counter and a 74S00 two-
input NAND gate used for decoding. The IO-MHz signal is inverted to provide 
a system clock, and the 2-MHz signal drives a 3262B TV synchronizing 
generator, which provides horizontal and vertical drive signals, composite syn-
chronization, and composite blanking signals. The horizontal and vertical 
signals drive 4N25 opto-isolators which isolate digital and analog grounds 
to prevent noise pickup. The isolated signals are connected by 75123 
line drivers to 75 n coaxial cable which is in turn connected to the camera' 
system. Unisolated horizontal and vertical drive signals are also sent to 
the syst.em processor for timing purposes. 
The circuit requires +5 and -12 V power supplies. It is recommended 
that this circuit be .constructed close to other digital circuitry in any future 
system to minimize noise generation; that is, all digital circuitry other than 
the microcomputer should be constructed on the same printed circuit board. 
(See Figure Cl, Appendix C, for a diagram of the synchronization subsystem). 
Electro-optical Subsystem 
The function of the electro-optical subsystem (EjO) is to monitor the 
test subject and provide a digital representation of the scene. Figure 4 
contains a functional block diagram of the subsystem. As illustrated by 
the figure, considerable signal conditioning is accomplished before the 
composite video signal is c~nverted to digital form. For detailed sche-
matics please refer to Figure C2. 
Since the incoming video signal varies greatly from subject to subject, 
it is necessary to be able to change bias level and·gain. This is the 
function of the first two stages. The bias level may be adjusted via 
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Figure 4. Electro-optical subsystem. 
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potentiometer used in conjunction with a summing circuit composed of a 
Harris HA2-2SIS operational amplifier (AI) .. For future designs this 
circuit may be changed to allow computer control using a low-resolution 
digital-to-analog converter isolated by opto-isolators. The next stage 
functions as a computer-controlled gain stage composed of a four-bit 
multiplying digital-to-analog converter. The multiplying digital-to-
analog converter is implemented by a summing amplifier (A2) with binary 
weights. The video signal is connected to the four inputs of the summer 
by four analog switches which are controlled by the computer through four 
opto-isolators. The isolators help to prevent noise induction into the 
analog signal by the digital circuitry. This circuit may be replaced by 
an integrated' version if one of sufficient bandwidth is available. 
Once the bias and gain are set, the signal is rectified by a high-
speed rectifier (A3 and A4) to obtain the negative part. This is 
necessary for the analog-to-digital converter, and it also functions to 
eliminate the synchronizing pulses. The analog-to-digital converter 
(TRW-TDC 102lJ) produces a four-bit result and is clocked at 10 MHz by the 
system clock. The reference voltage consists of a zener diode-potentiometer 
circuit buffered by a unity gain amplifier (AS). Ground isolation is 
provided by the analog-to-digital converter. 
This circuit should be constructed with careful attention to 
isolation of digital signals and grounds from analog signals and grounds. 
This board should be contained by an aluminum box at analog ground to 
prevent noise pickup. Connections should be made using feedthroughs and 
coaxial cable. 
The camera used with the system is a Dage Model 650; however, any 
camera with similar characteris'tics may 'be used. For more information 
consult Model 60, 65, and 650 MKII Series Cameras; manual No. 970265-02 
available from Dage MTI, Inc. 
Digital Interface Subsystem 
The hardware within the oculometer extracts contour information from 
an illuminated scene and places the boun~ary points into memory for later 
examination by the system processor. Within the digital interface subsystem, 
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amplitude information from the analog subsystem is compared against computer-
generated thresholds producing a ternary representation of the scene. The 
signal may be thought of as residing in one of the three mutually exclusive 
states illustrated in Table 3. Note that other states could be defined 
(i.e., corneal signal but no pupil), but in ihis application only 
the states in Table 3 are considered valid. The pupil and corneal 
thresholds are generated by the system processor and no error checking is 
performed by the digital interface; therefore, software checks must be· 
implemented to insure that the corneal threshold is always greater than 
or equal to the pupil threshold. Each state transition generates an 
event as tabulated in Table 4. 
From Table 4 one should observe that corneal events have priority 
over pupil events. If during a single clock cycle the state transitions 
corresponding to lines 3 or 7 occur, only the corneal event will be 
recorded. Experience has shown that this event is most rare and poses 
no problem to the processing algorithm. At each detected state transition 
the x and y coordinate of the illuminated pixel is stored in memory. 
A functional block diagram of the digital interface is contained in 
Figure 2. The corresponding schematic in Appendix C is indicated in the 
lower left co~ner of each block. Using timing signals from the synchro-
zation subsystem and control information from the system processor, the 
digital interface places coordinate data for each corneal and pupil 
event into one of two banks of high-speed memory. 
Memory banks· A and B (refer'to Fig. C3) consist of two' lK x l6-bit 
banks of 80-nsec memory organized s~ch that, while data is being'placed in one 
bank, the contents of the other bank are accessible to the system proces-
sor. At any given time only the bank of the memory selected by the AlB 
line is in the address space of the system processor. This organization 
eliminates cycle stealing associated with many DMA controllers at the 
expense of marginally increased memory requirements. INTEL 2148 lK 
x 4-bit memory chips were used in this implementation because of their 
speed and low standby power dissipation. Each system clock cycle is 
divided into two subcycles by the memory cycle address logic. As 
illustrated in Figure 5, the low active chip enable is active during the 
17 
LINE 
1 
2 
3 
4 
5 
6 
7 
8 
9 
Table 3. State table for illuminated eye. 
STATE CONDITIONS 
o No signal: Signal below both pupil 
and corneal threshold 
1 Pupil signal: Signal above pupil 
threshold but below corneal threshold 
2 Corneal Signal: Signal above pupil 
threshold and above corneal threshold 
Table 4. Summary of events and actions taken. 
----
PRESENT NEXT 
STATE STATE EVENT COMMENTS 
0 0 NULL No action taken 
0 1 PEVT Pupil event logged 
0 2 CEVT Only corneal event logged 
No pupil event logged 
1 0 PEVT Pupil event logged 
1 1 NULL No action taken 
1 2 CEVT Corn~al event logged 
2 0 CEVT Only-corneal event logged 
No pupil event logged 
2 1 CEVT Corneal event logged 
2 2 NULL No action taken 
Q 
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Figure 5. Memory cycle timing diagrar.t. 
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entire write and read cycle. The write enable signal is active during the 
second subcycle but may be held off by PS02 or CS02. 
The pupil and cornea address vectors are generated by the Select 2 
and DMA address generator circuitry. The pupil and corneal tables are , 
organized as shown in Figure 6. The cornea address generator (CAG) is 
implemented with 74LS16l binary counters. Before the start of each 
video frame the counter is preset by the end of file signal (EOF) to OFFFH. 
The counter is then incremented during each clock cycle that CEVT is high. 
The pupil address generator (PAG), although similar to the CAG, consists 
of 74LS169 counters configured to count down each clock cycle the PEVT 
is active. The PAG is preset to 0 by RES. 
The address vector into the memory banks must be selected from one 
of three sources. This is accomplished with two banks of two to one 
data selectors in the Select 2 module. The bank labeled Select 2A selects 
either the output of PAG or CAG based on corneal event signal CEVT. Note 
that the normal output of this bank is the pupil address vector. Inputs 
to the Select 2B module are 10-bits of the system processor address 
bus and the output of the Select 2A module. Two sets of address vectors, 
controlled by the AlB signal, are generated as outputs. 
The x and y coordinate information is generated by the horizontal 
and vertical counter modules respectively. Both modules are composed of 
74LS16l synchronous counters. The clock input to the horizontal counter 
is the lO-MHz system clock. The counter is reset by the horizontal blanking 
signal from the synchronization subsystem and increments from 0 to 535 
(requiring a lO-bit representation) between successive resets. The vertical 
counter is incremented by the horizontal blanking signal and reset to 0 
by the vertical blanking signal. The counter increments from 0 to 254 
or 255, depending on the field being processed, and thus requires an 
8-bit resolution. The outputs are denoted "HCNT" and "VCNT." 
Entries within the pupil and corneal tables are organized as shown 
in Figure 7. On each line that a state transition is detected, a sequence 
of horizontal counts followed by a vertical count is entered into the 
appropriate table. When the vertical blanking pulse is detected, an end 
of table signal (-1) is placed in memory. 
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Figure 6. Organization of pupil and corneal tables. 
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0 11111 HQIT 1,1 START OF TABLE 
0 1 1 1 1 1 HCNT 1,2 
· . .. . .. 
0 1 1 1 1 1 HeNT 1,N 
1 1 1 1 1 1 VCNT 1 
0 1 1 1 1 1 HCNT 2,1 
0 1 1 1 1 1 HeNT 2,2 
· . .. .. 
. .. 
· . . . . 
0 1 1 1 1 1 HeNT 2,N 
1 1 1 III VCNT 2 
· 
· 
· . .. . 
· . .. . 
· . . . . · . .. . 
. . · . .. . 
0 1 III 1 HOlT M,l 
0 1 1 III HCNT M,2 
· . . 
· . . · . .. . .. 
· . .. . .. 
0 11111 HCNT M,N 
1 1 1 1 1 1 VCNT M 
1 1 1 111 EOT:--l END OF TABLE 
"'~ 0 
.... eoo4 .... 0\ 0 
'" '" '" '" '" ...... ... ... ... 
= = = ~ ~ 
Figure 7. Organization of entries ~ithin pupil and corneal tables. 
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The logic necessary to route the data to or from memory is denoted 
the Select I module .and is further partitioned into four submodules. The 
Select IA and Select IB modules are composed of 2 to I data selectors and 
are functionally identical, but have outputs connected to memory banks A 
and B, respectively. The inputs to these modules are HCNTand VCNT. The 
outputs of these modules are controlled by the Select I control module and 
are summarized in Table 5; RPI, RP2, and RP3 are resistive pull-ups to 
generate the EDT marker. The Select IC module routes data from either 
memory bank A or B to the processor data bus. 
The outputs of the Select IC module are enabled whenever the address 
decoder detects a valid memory address. The pupil and corneal event 
signals (PEVT and CEVT) are produced by a digital edge detector within 
t~e event generator module. The circuit is composed of a simple l6-state 
machine with 2 inputs (PS and CS) and 2 outputs (PEVT and CEVT). Table 6 
denotes the state transition where PS and CS are the output? of the pupil 
and corneal comparators. 
Most interface timing is produced by the EDL/EDT generator. The 
key components are the 74LS16l binary counter and a 74154 4-to-16 line 
decoder comprising the control sequencer. The sequencer normally resides 
in state 11; that is, the pin corresponding to output 11 of the 74154 is 
low and the counter is disabled. The sequencer remains in this state 
until the counter is either cleared or preset by the horizontal and 
vertical pulsers. Each horizontal and vertical blanking pulse sets its 
respective pulser, and, when the decoder settles into its initial state, 
the pulser is reset. The flag register contains a pupil event flag, corneal 
event flag, and an end of file flag. Each flag is set when the corresponding 
event is detected and is reset by. the control sequencer. The sequence of 
states is summarized in Table 7.· 
The debug control and threshold detection module determines the 
source of external control and data signals for the digital interface 
and compares the input digital video against computer-generated thresholds. 
The debug control submodules consist of a set of 74LS257 data selectors 
configured such that, for normal operation (Debug. 0) control, syn-
chronization and video signals are routed from the synchronization and 
analog subsystems. As previously discussed (under "System Processor") 
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Table 5. Select 1 module function table. 
INPUTS OUTPUTS 
A/B EOT VLOAD EH/L Select 1B Select IA Select IC 
0 0 0 0 TRISTATE TRISTATE BANK A 
0 0 0 I TRISTATE TRISTATE TRISTATE 
0 0 1 0 TRISTATE TRISTATE BANK A 
0 0 1 1 TRISTATE TRISTATE TRISTATE 
0 I 0 0 TRISTATE VCNT BANK A 
0 I 0 I TRISTATE VCNT TRISTATE 
0 I 1 0 TRISTATE HCNT BANK A 
0 1 1 1 TRISTATE HCNT TRISTATE 
I 0 0 0 TRISTATE TRISTATE BANK B 
I 0 0 I TRISTATE TRISTATE TRISTATE 
I 0 I 0 TRISTATE TRISTATE BANK B 
I 0 I I TRISTATE TRISTATE TRISTATE 
I I 0 0 VCNT TRISTATE BANK B 
I I 0 I VCNT TRISTATE TRISTATE 
I I 1 0 HCNT TRISTATE BANK B 
I 1 I 1 HCNT TRISTATE TRISTATE 
Table 6. State transition table. 
PRESENT STATE NEXT STATE OUTPUTS 
Q4 Q3' Q2 Ql Q4 Q3 Q2 'Ql CEVT = Q3 G) Q4 
A B C D B CS D PS PEVT = CEVT <3 (QI + Q2) 
----
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Table 7. State sequence. 
STATE COMMENTS 
o Initial state of horizontal sequence, reset HORP, generate 
corneal event if CEVTFLG is set 
1 
2 Generate vertical load signal 
3 Reset CEVTFLG,Ogenerate vertfcal load signal, hold off 
second (CS~2) write into memory 
4 General pupil event if PEVTFLG is set 
5 
6 Generate VLOAD 
7 Generate VLOAD, reset PEVTFLG, hold off second write of 
pupil event (PS~2) 
8 Generate RES 
9 
10 
11 Idle. state, reset to 0 by HORP, preset to E by VERTP 
reset EOF flag 
12 
13 
14 Initial state of vertical sequence, reset VERTP, set EOF 
15 Go to state 0 
1\ 
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I 
these signals may be software -generated when debug is true. A debug 
routine is provided in two 2716 EPROMS. ~o use this program the system 
software EPROMS (addresses FEOOOH-FEFFFH) must. be replaced with the debug 
EPROM. 
The threshold detection submodule compares the video signal against 
computer-generated thresholds and generates two low active open collector 
outputs (PS and CS) whenever the video signal is gr~ater than the threshold. 
The outputs are connected to the edge detector previously discussed. The 
outputs of the 7485 comparators are useful as test points during setup. 
Representative waveforms expected at test points TPI to TP4 are shown 
in Figure 8. 
Architecture and Implementation of the High-Speed 
Arithmetic Processor 
The high-speed arithmetic processor (HSAP) is designed to maximize 
use of the fast processing capabilities made available by its architectural 
composition. High-speed Schottky logic is used throughout, and particular 
emphasis is placed on parallel operation where possible. All data inter-
connection buses within the unit are one-to-one and unidirectional; therefore, 
delays due to data transfer are minimized. Organization of data flow between 
subunits is accomplished by extensive use of data selectors under horizontal 
microprogram control. 
As with many digital systems, the HSAP can be architecturally parti-
tioned into a control unit and an arithmetic unit. The arithmetic unit is 
composed of four subunits, each capable of performing one or more elementary 
arithmetic operations controlled by bits contained in microprogram memory. 
The four subunits are (1) a register file, (2) two accumulators, (3) an 
arithmetic and logic unit and (4) a multiplier (See figs. C8-C19). 
The register file serves two functions in the HSAP. First, it is 
used as an input-output buffer so that all data flow between the as-
sociated microcomputer and the HSAP is done through the register file. 
Second, partial results of current computations are stored in the register 
file; that is, it acts as a small scratch pad memory for the HSAP. The 
register file is organized as four addressable l6-bit words, and is ac-
cessible by the associated microcomputer, the HSAP accumulators, and the 
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-Figure 8. Representative waveforms expected at test points. 
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emit field of the microprogram. Data may be written·to and read from two 
different registers simultaneously, decreasing the data transfer time 
between the H5AP and its accompanying system. Control of addressing and 
read-write functions is accomplished using a two-to-one data selector to 
choose between the microprogram and the microcomputer. At the start of 
each algorithm, the associated microcomputer is able to load the register 
file locations with up to four operands. During computations, the micro-
program has exclusive control allowing transfer to and from the accumulators 
and insertion of constants from the emit field. Once the algorithm has 
terminated, the H5AP goes into a wait or halt state with the results of 
the previous algorithm located in the register file again readily ac-
cessible by the· microcomputer. The register file" is realized using 745153 
four-to-one data selectors and 74L5670 four by four register files. One 
problem with using the 74L5670's is that the read and write enables are 
level triggered. Because of this, the timing of the \~ite enable pulse 
is critical since input data must remain stable during the entire length 
of the pulse. This problem is solved by logically NANDing the write· 
enable pulse with the complement of the system clock and its complement. 
A better solution would be pin compatible register files with edge 
triggered ~ite enables. 
The accumulator registers,A and B, function both as accumulators 
and shift registers. They are organized as 16 bits and are capable of 
performing left and right 2's complement shifts. Access to the ac-
cumulators is provided to the register file, the multiplier, the 
arithmetic logic unit and each other using four-to-one data selectors. 
The accumulators are realized using 745194 univer·sa1 shift registers 
and 74S153 four-to-one data selectors. 
The arithmetic logic unit, ALU, performs two's complement additions, 
subtractions, and five other logic functions selected by a function code. 
Additions and subtractions are performed using look-ahead carry to mini-
mize propagation delays. Accumulator registers A and B serve as operands 
to the ALU, and results of an operation by the ALU are made available to 
each accumulator. The ALU is realized using 745381 arithmetic logic 
units and a 745182 look-ahead carry generator. 
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The remaining subunit is a single-chip 16 x 16 bit multiplier 
capable of producing a 2's complement 32-bit product in 100 nsec •. The 
multiplier is a 64 pin chip and is manufactured by TRW, Inc. The use 
of a high-speed monolithic multiplier reduces multiplication to an 
elementary operation. Accumulators A and B serve as multiplier and 
multiplicand, but there are edge triggered registers internal to the 
chip. Because of the internal registers, there is a one clock pulse 
delay to data transfer between the accumulators and the multiplier. The 
most significant part of the product is directly available to accumulator 
A. The least significant part is multiplexed onto a bidirectional bus 
which serves as the input and output bus to accumulator B. Accumulator 
B is isolated from this bus during an output transfer by tristate 
buffers. When using fractional notation, only the most significant 
part of the product is retained, and typically rounding is performed 
based on the least significant part. This function is available and 
is under microprogram control. The multiplier is of the MPY-16HJ 
series, and the buffers are 8T97 tristate buffers. 
The control unit is a loop-free sequencer using a counter which 
provides the address space for the microprogram memory. The control is 
organized as a l2-bit binary up counter providing up to 4096 states, 
although only 512 are used in the prototype. Algorithm selection is 
accomplished by loading the desired address into the counter as an output 
port. A wait state is produced by disabling the counter via a control 
bit in the microcode. The microprogram is stored horizontally in high-
speed, programmable, read-only memories, and all microinstructions are 
48 bits wide including a l6-bit emit field. The control unit is 
implemented using 74Sl69 synchronous counters and Fairchild 93448 high-
speed proms. All synchronous elements in the HSAP are clocked by a 
single phase 10-MHz clock. 
The prototype HSAP has been realized on two boards, one totally 
devoted to arithmetic and logic operations and the other devoted to 
control and interface functions. Microcode interconnections are made 
along edge connectors (see Figs. C17-l8). This organization provides a great 
degree of flexibility in that the co~troller board may be completely 
redesigned to suit a given problem. For example, if a chain calculation 
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is desired, the present controller board may be used with the routine 
preprogrammed into the on board PROMS. A looping or jumping program 
would require a new control board. In any case the arithmetic board 
remains unchanged. 
Several classes of algorithms have been developed for evaluating 
elementary functions., VoIder (ref. 5) proposed the CORDIC method and 
an accompanying architecture for computing trigonometric functions 
using additions and shifts as elementary operations. Walther (ref. 6) 
generalized the CORDIC algorithm to include multiplication, division, 
and hyperbolic functions using the same basic architecture; deLugish 
(ref. 7) and Chen (ref. 8) have proposed other types of algorithms and 
architectures for computing elementary functions, again using additions 
and shifts as elementary operations. 
The use of polynomial approximations is a well-known method for 
evaluating elementary functions, but their previous use in high-speed 
applications has suffered due to the number of multiplications involved. 
This problem no longer exists with the availability of fast LSI multipliers. 
Using the HSAP, a fifth order polynomial can be evaluated on the order of 
several microseconds. A big advantage gained is the ability to 'evaluate 
any function capable of being approximated by a ratio of polynomials. 
The problem now becomes finding the best polynomial for some given error 
cirterion. Truncation of Taylor series expansions is an obvious solution, 
but it may not be the best s91ution in terms of minimal order and ap-
proximation error. Production of optimum approximations and error curve 
leveling are discussed by Hastings (ref. 9). 
Functions are usually approximated over a finite range of the 
input variable. In polynomial approxi~ations the range is typically 
-1 to 1. This fits well within the fractional arithmetic of the HSAP. 
Operands outside this range must be suitably scaled to fall within the 
range. This is best accomplished using the decision-making capabilities 
of the accompanying microcomputer. A list of scalings fQr the elementary 
: : 
) functions is pres,ented by Wal ther (ref. 6). 
'Il1e logistics of evaluating a polynomial must be conside'Eed when 
using fractional arithmetic. Polynomial coefficients and the results 
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of evaluation may exceed the range of fractional arithmetic. Scaling 
by powers of two appears to be the easiest method of solving this problem, 
since the only operations needed are shifting. Consider a polynomial of 
the form: 
n-1 n-2 
a 1 X + a 2 X + ..• + al X + ao n- n-
In terms of computation, the least number of multiplications is required 
if the polynomial is represented in a continued product form: 
{(- . [(an_1 X + an_2)x + an-J X + ." + "~X + aoJ 
If a scaling by two is required, it may be accomplished by: 
2 (J,l ((. ,,[(an_1 X + an_2)x + an_s] X + ". + 'l)X + aoJ 
= 2 (,( •• [(an_1 X + an_2)x + an_3] X + ... + al)~+ ¥-J 
n-1 n-2 n-3 ~ ~ \( ~(a a) a J ~)=2 •••. -2-, X +-2- X +-2- X+ ... + 2 X+ 2 
If the scaling is needed, the constants may be stored in the emit field 
preshifted. If it is necessary to also scale the operand, then a shift 
will be required after each multiplication. 
In summary, in order to implement a function on the HSAP, the function 
must first be approximated by a polynomial or ratio of polynomials. The 
approximation must be economized to reduce its order and level its error 
curve. Finally, the approximation must be scaled to fit the fractional 
arithmetic of the HSAP. The microroutines may then be developed from 
the polynomials and implemented in the PROM's on the control board. 
Software 
The ocu1ometer software was developed subject to the organization of 
its supporting hardware. The function of the routines comprised in the 
software is to accept data in the form of pupil and cornea contour coordinates 
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and produce data representing the angles of deviation between the gaze 
vector and the optical axis. Like the hardware, the software has been 
modularized to accentuate flexibility in upgrading and maintenance. The 
program is organized as a collection of procedures, all written in PL/M-
86 or 8086 Assembler, and sequenced by a main program (see Fig. 9). 
Current subroutines called by the main program are: 
(1) Hardware initialization, 
(2) Switch banks, and 
(3) Center and verify. 
Two routines, CALIBRATE and ANGULAR DEVIATION are currently under 
development. All operator interfaces, such as input/output operations. 
and command interpretation and execution, are performed by the main program. 
A short overview of each routine follows; for further detail see the 
software listings being reported separately. 
Hard''lare initialization. - The title "hardware initialization" is 
self-descriptive. All hardware parameters controlled by the microcomputer 
are set to initial conditions by this routine. Currently, the gain in 
the analog signal conditioning stage and the pupil and corneal comparator 
levels are set to values which will produce valid data. This action is 
performed via output instructions to PORT$A. Additions of computer control 
to other hardware functions may be accomplished by expanding the PORT I/O 
space and adding the appropriate output instructions in this routine. 
Switch banks. - The digital interface is essentially a double-buf-
fered memory organized as two banks. While one bank is being accessed 
by the microcomputer, the other bank is under control of special purpose 
DMA hardware. Each time through the loop the banks are switched by an 
appropriate output instruction to PORT$C. This implies that, in order 
to process every frame of data, the total time through the main program 
loop must not exceed the field period.of 16.6 msec. 
Center and verify. - The routine CENTER computes the average values 
of the pupil and corneal coordinates and finds their relative displace-
ments: ' .XREL and YREL Initially the pupil and corneal signals are 
represented by the coordinates (addresses in the video field) of their 
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Figure 9. Main program flow chart. 
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edges. CENTER computes the center coordinates by averaging the X coordinates 
and Y coordinates for both the pupil and corneal tables: 
n-l 
XAVG = L x. and 
i=O ~ 
n 
n-l 
YAVG = 1-: Yi 
i=O 
n 
Once the center coordinates are found, the displacements are calculated by: 
XREL = XAVG cornea - XAVG pupil 
YREL = YAVG cornea - YAVG pupil. 
In order to insure valid pupil data, "a window is placed about the 
current center and is used in the next field. Any data outside the 
window is rejected as nonpupil. 
VERIFY is an offline routine which may be used as an occasional 
check as to how accurately the "center" routine is working. The routine 
is offline because of its complexity and, hence, the amount of time it 
requires. VERIFY assumes that the pupil signal is essentially a circle 
and uses geometrical calculations to compute its center. The results 
obtained by this routine are compared to that of CENTER to give some 
measure of CENTER's performance. 
CALIBRATE and ANGULAR DEVIATION are being devised to enable the 
system to fulfill its intended purpose: to determine the lookpoint of 
a subject under test. The basis of these routines is the assumption 
that the angles between the gaze vector and the optical axis are linearly 
dependent in the relative displacements of the pupil and corneal centers. 
Calibration becomes a linear regression using a least squares approximation 
where the input parameters are the XREL and YREL values of known angles. 
During operation, the output angles are produced by evaluating the linear 
equations generated by the regression. Preliminary experiments have shown 
a strong linear relationship. However, if higher order approximations are 
required, they may be implemented using least squares polynominal fit in 
place of the linear fit. This means an increase in processing time, but 
since the calibration is performed only once at the beginning stages, 
this is not detrimental to the real-time 'performance of the system. 
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SUMMARY AND RECOMMENDATIONS 
Several aspects of special purpose hardware and software pertaining 
to the feasibility study of a microprocessor-based oculometer have been 
discussed. All completed phases of the research have been discussed in 
the previous sections. In summarizing the research, it seems appropriate 
to make recommendations for future research for an orderly transition to 
make the bread board model into an operational model. 
The experience gained with the prototype suggests that relatively 
minor refinements in the allocation of hardware/software functions 
coupled with recent advances in VLSI and LSI technology could yield 
significant improvements in system performance. Figure 10 gives one 
such approach to partitioning tasks into a hierarchial structure where 
the calculation of gaze vector information can be viewed as a composite 
function suitable for a realization by a pseudo-pipeline architecture. 
The data in its most coarse form starts at the bottom of the figure and 
is refined at each stage until, at the topmost level, the operator is 
provided with an indication of lookpoint. As shown, information in the 
form of operator-generated commands also flows in the reverse direction. 
It is believed that the illumination and headtracker functions are best 
implemented as semi-autonom~us subsystems where global parameters are 
passed to and from the operator. 
At the lowest level of the hierarchy is data collection. Currently 
this function is implemented with almost all MSI components and no effort 
is made to preprocess or eliminate any data; therefore, the burden of 
all data processing falls on the system processor and limits servicing 
of multiple E/O heads. An effective alternative strategy is to use a 
single-chip microcomputer to preprocess the input data stream. Used in 
conjunction with a high-speed monolithic FIFO (first-in, first-out shift 
register), this approach yields a significant increase in thoughput 
while reducing component count. The processing responsibility at this 
level is to place the input data stream in a structure which aids 
processing by subsequent stages while providing rough estimates of the 
signal statistics, pupil diameter, an,d other measures. In the next 
stage of the pipeline, data within a tracking window is smoothed and 
confirmed as valid pupil and corneal information. The output of this 
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stage includes pupil diameter, the confirmed centers of pupil and corneal 
reflections, and the relative displacement of the centers. 
Lookpoint is calculated in the next stage. Additional functions 
include accumulation of intermediate statistics regarding scan patterns 
instrument dwell times, and other physiological responses. These 
indications of performance are passed to the operator and data logging 
equipment through the command and control interface. 
The operator must perceive the system to be friendly. The command 
and control interface creates this impression with the generation of 
positive cues and immediate system recognition and acknowledgment of 
operator actions. This module controls the overall program flow and 
should provide the user with pertinent information from setup and 
calibration through all operational phases in which the system is likely 
to be used. It is believed that incorporation of these recommendations 
will enhance the system into a viable instrument for its projected use 
in flight management.research. Complete and detailed discussion of this 
approach will be provided in a separate communication. 
The constraint to process data in near real time, coupled with the 
relatively low information bandwidth of the current generation of micro-
processors, imposes severe restrictions on the categories of signal-
processing algorithms that may be utilized in an operational oculometer; 
however, the new generation of microprocessors to be introduced in the 
next two years offer performance gains of 100 to 300 percent (ref. 10). 
If modular design techniques are adhered to, exploitation of these new 
technologies can be accomplished with minimal impact on other system 
elements; but as the complexity and sophistication of these components 
grow, increasing demands will be placed on the hardware designer. To 
meet these demands, development of special purpose hardware must be 
limited to those functions (such as data collection) which cannot be 
accomplished with commercially available equipment. It is recommended 
that future oculometer designs be standardized around board level 
components from a single vendor with a common bus and development 
language. 
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APPENDIX A 
ALGORITHMIC PROCESSOR SIMULATOR 
Introduction 
The algorithmic processor simulator was developed to test the programs 
to be programmed into the PROMS of the algorithmic processor. 
Each hardware-associated instruction set has a hexidecimal repre-
sentation, used only by the simulator. The desired program must be 
preassembled manually and then loaded into memory before the simulator 
can run. 
The simulator operates on the same rules that govern the algorithmic 
processor, except that it allows one concurrent instruction that the 
processor does not:. that is, information can be read into and out of 
the same register file location at the same time. This is an error 
condition which the simulator does not detect. 
The simulator accepts each instruction and adjusts the code to 
represent the memory location where the routine is stored. It then calls 
this routine with a variable jump. The simulator checks the sign of 
each instruction to see if it is concurrent with the next instruction. 
In order to handle concurrency of the machine, the simulator stores 
the results of each instruction in temporary locations in memory, 
exchanging these locations with the A and B registers and the register 
files after the multiplication is performed. Multiplication of the A 
and B registers is performed after each machine cycle. The register 
representations are locations in the memory that hold the results of 
an operation. 
Each instruction or set of concurrent instructions is disassembled 
after each cycle by adjusting the original instruction with"a mask, a 
series of shifts, and by adding a constant. This obtains the pointer 
to the ASCII representation table of each instruction. This instruction 
is then displayed along with the contents of the registers and the 
register files. This allows the user to check for errors in his routine. 
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Assembling the Code 
Each instruction has a hexidecimal representation that the simulator 
uses to execute the desired routine. The hexidecimal word or constant 
that is to be loaded into a register file must· follow the instruction 
byte, with the low-order byte first and the high-order byte second. 
Concurrency is implemented by adding SOH to all but the last instruction 
in the concurrent set. This sets the sign bit of the instruction, which 
is checked by a mask for concurrency with the next instruction. The 
last instruction to the simulator must be a halt. The assembler code 
is listed in Table Al which follows. 
41 
INSTRUCTION 
RO~NNH 
Rl=NNH 
R2=NNH 
R3=NNH 
RA=R0 
RA=Rl 
RA=R2 
RA=R3 
RB=R0 
RB=Rl 
RB=R2 
RB=R3 
RA=RB 
RB=RA 
RA=U 
RB=L 
RA=SRRA 
RA=SLRA 
RB=SRRB 
RB=SLRB 
RA=0 
Table AI. Assembler code. 
HEXIDECIMAL 
REPRESENTATION 
28 
29 
2A 
2B 
~~ 
~l 
~2 
~3 
l~ 
11 
12 
13 
~4 
14 
~5 
15 
~6 
M 
16 
17 
~8 
FUNCTION 
Load register file ~ with a word constant. 
Load register file 1 with a word constant. 
Load register file 2 with a word constant. 
Load register file 3 with a word constant. 
Load the contents of register file ~ into 
register A. 
Load the contents of register file 1 into 
register A. 
Load the contents of register file 2 into 
register A. 
Load the contents of register file 3 into 
register A. 
Load the contents of register file ~ into 
register B. 
Load the contents of register file 1 into 
register B. 
Load the contents of register file 2 into 
register B. 
Load the contents of register file 3 into 
register B. 
Load the contents of register file B into 
register A. 
Load the contents of register A into 
register B. 
Load the high-order byte of the multiplica-
tion into register A. 
Load the low-order byte of the multiplica-
tion into register B. 
Shift the contents of register A 1 bit to 
the right. 
Shift the contents of register A 1 bit to 
the left. 
Shift the contents of register B 1 bit to 
the right. 
Shift the contents of register 8 1 bit to 
the left. 
Reset all bits of register A (clear register 
A) • 
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INSTRUCTION 
RB=0 
RA=RB-RA 
RA=RA-RB 
RA=RA+RB 
RB=RB-RA 
RB=RA-RB 
RB=RA+RB 
RA=RA XR RB 
RA=RA OR RB 
RA=RA AN RB 
RB=RA XR RB 
RB=RA OR RB 
RB=RAAN RB 
RA=l 
RB=l 
Table AI. (Concluded) 
HEXIDECIMAL 
REPRESENTATION 
18 
09 
0A 
0B 
19 
lA 
lB 
0C 
0D 
0E 
lC 
lD 
IE 
0F 
IF 
FUNCTION 
Reset all bits of register B (clear register 
B) • 
Subtract register A from register Band 
load into register A. 
Substract register B from register A. 
Add register B to register A. 
Subtract register A from register B. 
Subtract register B from register A and 
load into register B. 
Add register A to register B. 
Exclusive OR register A with register B 
and load into register A. 
OR register A with register B and load 
into register A~ 
AND register A with register Band load 
into register A. 
Exclusive OR register A with register B 
and load into register B. 
OR register A with register B and load 
into register B. 
AND register A with register B and load 
into register B. 
Set all bits of register A. 
Set all bits of register B. 
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APPENDIX B 
DIMENSIONALITY REDUCTION OF THE KARHUNEN-LOEVE TRANSFORM 
By 
Salomi T. Charalambous 
Abstract 
It is generally agreed that, when the minimum L2 norm is used as the 
performance measure in data compression applications, the Karhunen-Loeve 
Transform (KLT) is the optimum compressor." In spite of its optimality, 
however, it has not been possible to derive a fast implementation 
comparable to other orthogonal transforms. It is the purpose of this 
research to demonstrate that preceding the transform by a zero-error 
predictor yields a viable solution to the implementation of the Karhunen-
Loeve Transform. This will require reduction of the covariance matrix 
computation time, the eigenvector computation time, and the transformation 
time. 
Introduction 
Among their wide spectrum of applications, orthogonal transforms 
offer a theoretical basis for representing data in data compression 
applications. Since most often such signal-processing applications are 
realized in a Euclidean vector space, the minimum L2 norm (minimum mean 
square error) has been accepted as a satisfactory performance measure. 
For this performance measure, the Karhunen-Loeve Transform (KLT) has 
been shown (refs. 1-3) to be the optimum data-reduction algorithm for 
processes belonging to a given distribution class with the same second 
order statistics. The performance of the KLT is followed by the Fourier 
Transform (FT) and the Hadamard Transform, respectively. In terms of 
ease of implementation, the order is reversed (refs. 1-3). As compared 
to other transforms, for a given mean square error, the KLT requires the 
minimum number of basis functions to represent a signal. Consequently, 
for an equal number of basis functions, the KLT yields the best repre-
sentation of the original process; but, unlike other transforms, no fast 
implementation has yet been determined. 
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Assuming that M basis vectors are necessary to represent an N-
dimensional data sequence, then MN;multiplications and additions are 
required to transform the data. In addition, the basis functions of the 
transform are the eigenvectors of the covariance of the input process. 
This implies either prior knowledge of the covariance, or a need to compute 
the covariance and its corresponding eigenvectors . 
. In this study we propose a strategy which assures a reduction of the 
dimensionality difficulties of the KLT with minimal effect on its per-
formance. Our strategy is to precede the KLT with a predictor which 
introduces no error. The predictor reduces the dimension of the data 
vector from N to K, where K < N, thus reducing the number of transform 
operations from MN to MK, a reduction factor of M(N-K). Also, for an 
H-dimensional sequence, {l; (n)}, the dimension of the" covariance matrix 
El; is N x N. The presence of the predictor reduces this dimension to 
K x K, consequently reducing both the covariance computation time and its 
eigenvector computation time. 
In the next section ("Signal Statistics") we discuss the desired 
statistical properties of the input process, and under "Karhunen-Loeve 
Transform" the properties of the KLT are described. "Proposed Solution" 
describes further the proposed strategy to reduce the dimensionality 
difficulties of the KLT, and the section titled "Verification" presents 
the results obtained. In the final section of the test, conclusions are 
presented. 
Signal Statistics 
When designing a system or an algorithm, the engineer must knm.,. 
something about the input signal.and its statistical properties. For 
this reason, some effort is spent here to determine some of the statistical 
properties which the input to the proposed system is assumed to possess. 
Also, we restrict our attention to the discrete case only, since the 
continuous case is an extension of the discrete. 
Assume that a discrete sample function can be represented by a 
finite sequence, {l;(n)}. This sequence consists of second-order, 
st~tionary, zero-mean, random variables l;i's, such that 
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E{z;.} = 0 
1 
(B1) 
E{Z;~} = cr2. 
1 1 
(B2) 
E{Z;.Z;.} = cr? = cr? 
1 J 1J J 1 
(B3) 
where E{.} is the expected value. The zero-mean assumption, expressed by 
equation (B1), is .made for simplicity of mathematics. This assumption also 
leads to equation (B2), the variance of the variables. Equation (B3) 
expresses the property of second-order stationarity, which means that the 
correlation function is invariant to time translation. 
by 
With these properties in mind, the nth sample function 
ZT = {Z;1,Z;2, •.• , 1;N} 
n 
Z is defined . 
n 
(B4) 
The ensemble of this random process can be expressed by the column vector 
as 
~T = {Zl,Z2, ... ZL} (BS) 
where L is the number of discrete sample functions. 
This discussion involves the Karhunen-Loeve Transform (KLT). whose 
basis vectors are the eigenvectors of the covariance matrix of the random 
process. The covariance is defined by 
E = E .{ {Z - E { Z } ][ Z - E { Z} ] T ) 
Z 
= oE{Z ~T} = E{Z} E {zT} 
= E{Z zT} (B6) 
for the zero-mean case. Equation (B6) can be expanded into 
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1.;1 
1.;2 
L
Z 
= Ej : I [1.;1.1.;2 •.•.• I.;N] 
. 
I.;N 
. .J 
I.; 11.; 1, I.; 11.; 2 .•. , r, II.;N 
1.;21.;1 : 
= E/ : 
I.;NI.;I I.;~I.;N ., 
E{l.;ll.;l}, E{1.;11.;2} ... E{I.;ISN} 
'" 
. Ef1.;21.;1} 
4.J = ., 
L. 
I 
E{I.;NSl} E{I.;NI.;N}J (B7) 
It is necessary to assume that the process is second-order stationary 
since the'basis functions of the KLT are the eigenvectors of the covariance 
matrix. Otherwise, the basis functions will change, and the period of 
stationarity must be known so that new basis functions can be determined for 
that period. 
Karhunen-Loeve Transform 
The Karhunen-Loeve Transform is a transformation which completely 
preserves the information of the original process. It uses an optimal set 
of orthonormal functions derived from the covariance matrix of the random 
process (refs. 4-12). The optimality results because, compared to other 
orthonormal transforms, a minimum number of basis vectors is needed to 
represent the signal within a given mean square error. Figure B1 displays 
a representation of the forward and inverse KLT of the data vector 
Z = {I.;(n)}. 
The sequence {I.;(n)} can be represented by the inner product between 
the transform coefficient vector A and the basis vectors of the tranform. 
This relationship is expressed by 
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where 
and 
1; =<AI~ > 
n n 
AT = [Ct l, Ct 2, ... , '\i} 
~T = [~ln, ~2n, ... , ~Mn] n 
In the Euclidean vector space, equation (B8) results in 
M 
1; =2: Ct.~ • • n= 1,2, ... , N 
n . 1 1 1n 1= 
(B8): 
(B9) 
(BlO) 
(B11) 
The transform coefficients a. 's are computed from the inner product between 
. 1 
the input sequence· {1; (n)} . and the: basis functions. Therefore, the i th 
coefficient is 
a·=<</l·lz> 1 1 (B12) 
where Z is defined by equation (4) and ~. by equation (BlO). Further, it 
. 1 
can be shown (ref. 7) that .these transform coefficients are completely 
uncorrelated such that 
E{a.a.} = A. 0 •. , i,j = 1,2, ... , M 
1 J 1 1J 
(B13) 
and the A. 's are the eigenvalues corresponding to the eigenvectors. 
1 
The basis vectors form an orthonormal set since they arise from a 
symmetric covariance matrix. The set is formed by considering only those 
eigenvectors (of the covariance matrix) with corresponding largest 
eigenvalues arranged in monotonically descending order. Therefore, although 
the dimension of the eigenvectors is N, only M eigenvectors are used 
to approximate the signal, thus reducing the data by (N-M) components. 
The number of eigenvectors used is determined by the minimum mean 
square error. It is shown (ref. 7) that if M eigenvectors with corresponding 
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largest eigenvalues are used to approximate the signal by equation (B11), 
A 
the minimum mean square error between {~(n)} and {~(n)} is 
N 
e:min = L 
i=M+1 
A. 
1 
where the A.' s represent the remaining (N-f'.1) eigenvalues. 
1 
(B14) 
Therefore, when the minimum mean square error is used as the per-
formance measure for data compression techniques, the KLT is optimum. 
For a mean square error, it maximizes data compression by generating a 
minimal set of completely uncorre1ated transform coefficients {a.}. 
1 
However, its optimality is not entirely ideal. Precise calculation of 
the transformation matrix presumes prior knowledge of the covariance 
matrix. Calculation of the matrix is normally a long and complex process. 
Furthermore, equation (Bll) requires MN operations and MN is normally 
a large number. 
Proposed Solution 
It has been shown (refs. 6, 13) that, if a transformation matrix 
consists of a large number of redundancy, it may be possible to factor the 
matrix into Kronecker products ·of sparce matrices. When such factorization 
is established, a fast implementation of that transform is possible. Since 
the KLT matrix is not predefined but must be determined from the input 
process, such fatorization is generally not easily derived. Consequently, 
alternative approaches for fast implementations have been studied. 
The discussion of the previous section leads to the conclusion that 
the greatest limitation of the KLT is. its dimensionality: i.e. the 
large number of computations required. Since the dimensionality arises 
from the large dimension of the data vector and consequently the basis 
vectors, one approach to reduce the dimensionality difficulties 
(of the transform) is to reduce the dimension of the data before applying 
the KLT. This is the approach taken by this study. 
Before proceeding, it should be noted that the solution must satisfy 
certain objectives: it must introduce no additional error to that 
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introduced by the. KLT; it must be simple to implement; and it must be 
able to transform a second-order stationary process. A simple redundancy 
reduction technique such as a predictor or an interpolator can realize these 
objectives. However, an additional requirement is that the redundancy 
reduction must be real time. Since the interpolator is not a real-time 
process, it leaves the predictor as the most appropriate. A description 
of the proposed solution is shown in Figure B2. 
A predictor is a system which can predict the value of each new data 
sample based on the past history of the data (r~f. 4). Several orders 
of polynomial predictors are possible, the zero-order being the simplest 
(see Fig. B3). It predicts that each new data value will be the same 
as the preceding within a ±T tolerance aperture. This implies that 
o . 
the data can be approximated by a horizontal line (see Fig. B3). It 
has been shown (ref. 4) that for most applications the zero-order predictor 
is adequate; thus, further discussion will concentrate on it only. If 
the predictor introduces no error. the tolerance aperture must be zero so 
that the predicted value exactly matches the actual value. or that sample 
is not considered redundant. Therefore, the zero-order predictor satisfies 
all the criteria stated for the system. 
As defined earlier (see "Signal Statistics"), the data vector is of the 
form 
z: = [~1.~2 ••• , ~N] ~ 
where Z. 
~ 
is the input to the predictor (see Fig. B2). The predictor 
reduces the data dimension from N to K so that its output vector is 
of the form 
T [* * r*] Z. = ~1'~2 , •.. , 'ok ~ 
and the ijth component 
cr~. = E{~.~.} ~J ~ J 
L 
cr~. 
~J 
of the covariance matrix is 
1"" nn .. 
= I ~ ~i ~j' ~,J = 1, 
n=l 
K 
(BI6) 
(BI7) 
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IN PUT ZERO FORWARD ORDER KLT PREDICTOR 
Figure B2. Proposed algorithm • 
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where ~~ denotes the nth value of data component i. Note that the 
~ . 
dimension of the covariance matrix is K x K rather than N x N. With 
the covariance matrix available, its eigenvectors must be computed. The 
process is normally long and complex. It has been shown (refs. 11, 12) 
that, if the covariance matrix is bisymmetric, it can be partitioned into 
submatrices of smaller dimension. When such a partition is possible, the 
eigenvector computation time is reduced by a factor of four (ref. 11). If 
a partition is possible, along with the reduced dimension, the eigenvector 
computation time can be reduced significantly. 
Once the basis set is determined, the system is ready to begin 
transforming each data vector. This process computes the transform 
coefficients a.'s by equation (B12). This computation requires ~IK 
~ 
multiplications, a reduction of MCN-K) operations. Therefore, depending 
on the data structure and on the order of polynomial predictor used, if 
K is minimized without introducing any error, the dimensionality of the 
KLT is reduced significantly. 
Verification 
Verification of the proposed system was carried out on the DEC-lO 
general purpose computer in FORTRAN. The objective was to verify 
proper overall operation of the. solution proposed as well as to show 
that the predictor preceding the KLT does not adversely affect the 
transform's performance. The signal used for the verification is a 
video signal resulting from an oculometer, which when displayed by a 
television normally appears as one of the images of FigureB4. The 
oculometer is a vision-monitoring device. Its function is to determine 
a person's lookpoint on a rectangular plane at a fixed distance away by 
projecting infrared light CIR) into one of the subject's eyes. An 
IR-sensitive video camera images the· pupil and corneal reflections 
resulting from the subject's eye. l (For further detail see references 
14 and 15). 
IThe Flight Management Branch at NASA/LaRC uses the oculometer to determine 
an aircraft pilot's lookpoint on the instrument panel ·duri.ng landing 
conditions. This study will help them design future aircraft instrument 
panels that are better suited to the pilot. 
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Figure B4. Pupil and corneal reflections corresponding to different look-
points. 
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Two performance measures were used to evaluate the results: the 
correlation coefficient, p, defined by equations (B18) to (B23), and 
the mean square error, E, between the input sequence {~(n)} and the 
output sequence {~(n)}, defined by equation (B24). 
2 
a ro 
p =--
araO 
K 
ar =[tL 
i=l 
ao=[t~ 
i=l 
(l:i - ~)2J1/2 
A A 2J 1/2 (~i - ~) 
K 2 lL: ( - A .::.. a ro = K l:i - l:)(S. - ~) 
. 1 l. 1.= 
K ~ = t l: Si 
i=l 
1 K A ~ = - L: ~i 
K i=l 
E = [tt (l:i _ ~.)2]1/2 
i=l l. . 
(B18) 
(B19) 
(B20) 
(B2l) 
(B22) 
(B23) 
(B24) 
Due to limited computer storage available, rather than process the 
entire image, only the region of the image which contained the desirable 
information was tested. Two tests were conducted: one using a zero-
order predictor with a floating aperture and one using a smaller region of 
the image with a zero-order predictor whose tolerance aperture was zero. 
Although the floating tolerance aperture was expected to introduce an 
error to the signal which would not be acceptable to the algorithm, the 
test was carried out for comparison of results. Figure BS shows a plot 
of the position vector corresponding to the reduced amplitude vector at 
the output of the predictor with the floating aperture. Two video fields 
were used to compute the covariance matrix' under the conditions described. 
Only two eigenvectors were necessary to form the transformation matrix 
in order to represent the data vector within a mean square error of 0.4851 
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Plot of the position vector corresponding to the reduced 
amplitude vector at the output of the predictor witn the 
floating aperture. 
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percent and a correlation coefficient of 1.00. The input to the transform 
and its corresponding reproduced vector are displayed in Figures B6(a) and 
(b), respectively. A difference curve for the two curves of Figure B6 is 
displayed by Figure B7, along with correlation coefficient p mean 
square error g. The two eigenvectors composing the transformation matrix 
are shown in Figures B8(a) and (b). Both vectors share characteristics 
similar to the amplitude vector. Since a wide tolerance aperture was 
used by the predictor in order to reduce the di~ension to within the 
limits of the available computer storage capacity, it was expected that 
a large mean square error would result at the output of the inverse 
predictor. The error was large, but the correlation coefficient was 
0.84115, which could be acceptable for some applications. 
A second test was conducted using a zero-tolerance aperture predictor. 
Also, the size of the region was reduced in order to reduce the dimension 
to within the limits of available computer storage capacity. In addition 
to reducing the region size, the original data were smoothed by a digital 
filter to remove much of the high-frequency noise in the data. The 
covariance matrix for this set of data was computed, where each entry was 
defined by 
1 2 
cr 2 - cr 2 - ~ ij - ji - 3" L 
. m=l 
1;~ 1;~ 
1 J 1;.1;. 1 J 
(B25) 
where 1;~ denotes the mth value of data component i. A null vector was 
1 
assumed in the calculation of the covariance matrix and therefore a 
division by three was necessary in equation (B25). When the null vector 
was not assumed, results were not satisfactory. Again, two eigenvectors 
were necessary to represent the data within a 5.13597 percent mean 
square error and a correlation coefficient of 0.994362. The input 
amplitude vector and corresponding reconstructed vector are displayed by 
Figures B9(a) and (b), respectively. The difference curve of the two 
Figures is displayed by Figure BlO, and the eigenvectors used for this 
transformation matrix are shown in Figures Bll(a) and (b). They share 
similar characteristics with the eigenvectors of Figures B8(a) and (b), 
and also with the input amplitude vector.' The mean square error and the 
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(a) 
(b) 
Figure 86. Input to the transform (a) and. its corresponding vector (b) . 
• 
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Figure B7. Difference curve for the curves shown in Figures B6(a) and (b). 
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vector (b). (continued) . 
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corelation coefficient between the output from the inverse predictor and 
the input to the predictor were computed and were 4.7206 percent and 
0.9945967, respectively. Therefore, from these results, it is believed 
that the zero-order predictor with zero-tolerance aperture does not 
affect the error introduced by the KLT. 
Conclusions 
The goal established for this research was to determine a viable 
implementation for the- Karhunen-Loeve Transform. To do this required 
reduction of the covariance matrix computation time, the eigenvector 
computation time, and the transformation time. It has been demonstrated 
that the proposed system meets these goals. One disadvantage to the 
proposed system is that, in addr~~.to the transformation coefficients, 
the position vector at the output of the predictor must be kept for 
synchronization. Therefore, the reduction ratio is lower than when 
the KLT is used alone. Future research may be directed toward determining 
whether a set of basis vectors can be computed which would transform 
the position vector and therefore increase the overall ratio. 
Apart from the proposed algorithm, it is strongly believed that a 
fast implementation for the KLT for general application can be found by 
studying the properties of the-covariance matrix. Since fast implementations 
to other transforms result by factoring the transformation matrix into 
Kronecker products of sparse matrices, it is felt that one should 
concentrate on determining orthogonal similarity transformations to 
diagonalize the covariance matrix. These similarity transformations 
should be factored into Kronecker products of sparse matrices and should 
be easy to determine. With this approach, both the eigenvectors and a 
fast implementation would be available simultaneously. Until such an 
algorithm can be established, however, the algorithm proposed by this 
research offers a possible alternative. 
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